Abstract: Conditional termination check min-sum algorithm (MSA) using the difference of the first two minima is proposed for faster decoding speed and lower power consumption of low-density parity-check (LDPC) code decoders. Judging from the size of the difference in LDPC decoding scheduling, the proposed method dynamically decides whether the termination checking steps will be skipped or not. The simulation results show that the decoding speed is improved up to 7%, and the power consumption is reduced by up to 16.43% without any loss of error correcting performance. Also, the additional hardware cost of the proposed method is negligible compared to conventional LDPC decoders.
Introduction
Low-density parity-check (LDPC) codes have been widely adopted in various applications from communication systems to storage systems [1, 2, 3] . These days, applications commonly require higher throughput with lower power consumption. Thus, implementing efficient LDPC decoders has been actively studied in various ways such as smart scheduling schemes [4, 5] and new decoding algorithms [6, 7] .
The most popular LDPC decoding algorithm is min-sum algorithm (MSA) because of its low computational complexity with slight loss of the coding gain. Furthermore, even a simple modification of MSA can reduce the loss of the coding gain, so modified versions [6, 8] of MSA have been widely adopted in LDPC decoders. Moreover, dynamic approaches of MSA have been discussed in several studies for better performance and throughput [8, 10] . In [8] , the scaling and offset factors were adjusted adaptively, and [10] utilized a look-up table of the minimum iteration number for adaptive scheduling. However, conventional works were based on estimation of signal-to-noise ratio (SNR) which required either complex computation or an external estimator. In this Letter, a conditional termination check scheduling approach of MSA without SNR estimation is proposed. The proposed scheme is based on the difference of the first two minima from variable to check (V2C) node messages, which was devised in [2, 9] to compress check to variable (C2V) node messages to reduce interconnection complexity and memory usage of LDPC decoders.
C2V message compaction
Let L ðlÞ i!j and L ðlÞ j!i denote the log-likelihood ratio (LLR) information from variable node (VN) i to check node (CN) j and that from CN j to VN i, respectively at the lth iteration. The set of VNs neighboring to the CN j is denoted as V j . In a modified MSA, the LLR values of C2V messages are defined as:
where k is a scaling factor, and V j ni represents the subset of VNs excluding the i-th VN. In a hardware implementation, the sign of Eq. (1) is simply calculated with exclusive-OR gates, and the minimum finding is usually processed by (2) .
where min 1 and min 2 are the first and the second minimum, respectively. Therefore, C2V messages are formatted with four components: fsigns, index of min 1, min 1, min 2g. To reduce memory usage of an LDPC decoder, [9] reduced the size of a C2V message by sending the difference of min 1 and min 2, Ámin, instead of min 2, and saved the memory usage by 5.64% with negligible performance loss.
3 Conditional termination check min-sum
Analysis of Ámin
By varying the SNR, the distribution of Ámin values in the C2V messages in each iteration was explored with the (9216, 4608) LDPC codes for China Multimedia Mobile Broadcasting (CMMB). The maximum iteration count was set to 30, and the scaling factor k was set to 0.75 while AWGN channel with various SNRs was chosen. Fig. 1 shows experimental results of the Ámin values from 10,000 frame data. In each iteration, the average of all Ámin values from 4608 CNs was calculated. Clearly in Fig. 1 , the Ámin values are bounded when the decoding is unsuccessful, while the values increase as the iterative decoding is getting close to a successful completion. Moreover, as shown in Fig. 2 , the Ámin values are closely related to the iteration count of the LDPC decoder: decoding in a low SNR region, which can be recognized by low Ámin values, leads to a high iteration number, while decoding under a good channel condition, which can be identified by high Ámin values, successfully terminates with a low iteration count. 
compute delta-minima using Ámins of C2V msg (averaging) 8:
if (delta-minima < Ámin bound and l < max iteration) 9:
Go to line 3; 11:
14:
Outputĉ as decoded bits 15:
Go to line 3;
In our algorithm, delta-minima is calculated from C2V messages while VN update operation is being processed. When delta-minima is lower than Ámin bound (line 8 in Algorithm 1), which is determined by extensive simulations, the decoder skips the termination check (line 12 and line 13 in Algorithm 1) because the LDPC decoding is very unlikely to be successful at the end of the iteration. The proposed approach not only reduces the power consumption but also enhances the decoding speed by skipping unnecessary termination check operations. Table I summarizes the simulation results. When the SNR was under 1.5 dB, every termination check except the last iteration (line 13 of Algorithm 1) was skipped, and almost the half of the iterations were skipped when the SNR was over 1.8 dB. In [10] , the authors reported that the termination check would account for 17% of the power consumption of the total LDPC decoder in each iteration, and our proposed method reduced power consumption of the LDPC decoder by up to 16.43% under bad channel conditions. The decoding time was also reduced by 7% in case of low SNRs. Fig. 3 shows the performance difference when the proposed algorithm and the normalized MSA are employed as a part of the CMMB LDPC decoder. We note that the proposed algorithm does not cause any harm to error correction capability.
Hardware cost analysis
In this section, the hardware cost for implementing the proposed algorithm is addressed. Calculating delta-minima by averaging of all 4608 Ámin values from all CNs requires excessive hardware cost and time. To reduce the hardware cost of delta-minima computation, we get Ámin values from randomly chosen 4, 8, 16, 32, and 64 CNs, and calculate the delta-minima. In our exploration, the average of more than 8 sampled Ámin values provides reasonable delta-minima and Ámin bound for the proposed decoding scheme. Due to space limitation, only 32 sampled deltaminima values are depicted in Fig. 4 .
Implementing the computation module of the sampled delta-minima is straightforward when an LDPC decoder is designed with a partly parallel architecture. The number of the CN and VN units in such a decoder ranges from 8 to 128 or more [2, 9] . The Ámin values of multiple CN units are added to compute the deltaminima, and its hardware cost is negligible considering that a partly parallel decoder requires multiple CN and VN units. To verify the hardware cost of the proposed algorithm, CN unit, VN unit, and delta-minima calculation module for the CMMB decoder were synthesized using a 0.18-µm CMOS cell library.
In Table II , D_min16 and D_min32 are 16 and 32 sampled delta-minima modules for 16 level and 32 level parallelized LDPC decoders, respectively. The area of D_min32 is similar to that of the VN unit. However, D_min32 can be said to take small area considering that 32 VN units are required for a 32-parallel LDPC decoder. Moreover, the SNR estimator in a conventional LDPC decoder [10] takes up 12.1% of the total decoder area, the hardware cost of the delta-minima module is relatively low because the proposed algorithm does not need the estimator.
Conclusion
A novel min-sum based LDPC decoding algorithm based on delta-minima was proposed. Using delta-minima, the LDPC decoder dynamically decides whether the termination check will be skipped or not. Simulation and synthesis results show that the proposed method improves the speed and reduces the power consumption without any performance loss, and its hardware cost is negligible compared to the LDPC decoders utilizing SNR estimators. 
